# **APPLICATION**

## **FOR**

# UNITED STATES LETTERS PATENT

TITLE:

SERIAL MEDIA INDEPENDENT INTERFACE WITH

**DOUBLE DATA RATE** 

APPLICANT:

WILLIAM LO AND NAFEA BISHARA

#### CERTIFICATE OF MAILING BY EXPRESS MAIL

Express Mail Label No. EL584939235US

I hereby certify under 37 CFR §1 10 that this correspondence is being deposited with the United States Postal Service as Express Mail Post Office to Addressee with sufficient postage on the date indicated below and is addressed to the U.S. Patent and Trademark Office, P.O. Box 2327, Arlington, VA 22202.

Date of Deposit

Signature

Gabe Lewis
Typed or Printed Name of Person Signing Certificate

## SERIAL MEDIA INDEPENDENT INTERFACE WITH DOUBLE DATA RATE

#### TECHNICAL FIELD

This invention relates to network interfaces, and more particularly to serial media independent interfaces (SMII).

5

15

20

#### **BACKGROUND**

As computer systems continue to evolve, an increasing number of computers are interconnected in local area networks that are based on the Ethernet standard. Ethernet networks may employ different types of physical media such as twisted copper, fibre, 10 Mbit, and 100 Mbit to physically interconnect the computers. The media independent interface (MII) is a specification that defines a standard interface for flow control and data transfer between a media access control layer (MAC) and any of the physical layers (PHY) that interface with the physical media of an Ethernet network. The MII has evolved to include a reduced media independent interface (RMII) that reduced the pin-count of the interface to permit smaller, lower cost devices. The MII has further evolved beyond the RMII to include a serial-MII (SMII) specification that further reduces pin-count. SMII allows multi-port communication with a single system clock. However, SMII requires two pins per port to convey complete MII information between a PHY and a MAC.

customer No.: MP122

#### SUMMARY

An SMII circuit to communicate data synchronous with a clock signal having a rising edge and a falling edge. The SMII circuit includes a transmit circuit that is responsive to the clock signal to generate a first transmit serial stream and a second transmit serial stream. A receive circuit, responsive to the clock signal, to generate a receive serial stream from two receive data streams. The receive serial stream having a operating frequency that is about twice the operating frequency of each of the two receive data streams. Transmit and receive ports corresponding to the transmit and receive circuits each include a single pin to communicate the serial transmit data and the receive serial stream.

5

10

20

The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.

### DESCRIPTION OF DRAWINGS

Figure 1 illustrates a block diagram of a double data rate SMII system.

Figure 2 illustrates interleaving signals from an even port and an odd port.

Figure 3A illustrates a receive sequence diagram for a double data rate SMII.

Figure 3B illustrates a transmit sequence diagram for a double data rate SMII.

5

20

Figure 4A illustrates a block diagram of a PHY transmit circuit for a double data rate SMII.

Figure 4B illustrates a block diagram of a PHY receive circuit for a double data rate SMII.

Figure 5A illustrates a block diagram of a MAC receive circuit for a double data rate SMII.

Figure 5B illustrates a block diagram of a MAC transmit circuit for a double data rate SMII.

Figure 6 illustrates timing diagrams for PHY inputs and outputs.

Figure 7 illustrates timing diagrams for MAC inputs and outputs.

Like reference symbols in the various drawings indicate like elements.

#### DETAILED DESCRIPTION

Figure 1 shows a network interface circuit 10 including a MAC 12 interconnected with a PHY 14 through a double data rate

SMII 16 that may include a MAC component 16a and a PHY component The network interface circuit 10 interfaces one or more Ethernet network ports to a computer (not shown). The network interface circuit 10 may be implemented on a peripheral device such as a network interface card and as an integral portion of the computer such as on a motherboard of the computer. double data rate SMII 16 supports Ethernet 10/100 physical layers and may communicate complete MII information between the MAC 12 and the PHY 14. The SMII 16 provides unidirectional communication between the MAC 12 and PHY 14 through one or more ports and advantageously only requires an average of one pin per port. In a conventional unidirectional system, two pins for port would be required, one pin for transmit and one pin for receive. Instead, the SMII interleaves transmit signals from pairs of ports through one pin, and interleaves receive signals from the pairs of ports on other pins, so that pairs of ports share two pins to communicate receive and transmit data. Therefore, by sharing pins between ports, an average of one pin per port is required to support multiple ports. Requiring only a single pin per port instead of the two pins per port required by conventional SMII significantly reduces the pin count required for the MAC 12 and PHY 14, permitting an increase in the quantity of Ethernet ports that are supported by each within given device profiles. For example, a MAC or PHY used for a 24

20

port hub would require 24 fewer pins without eliminating functionality.

5

10

15

20

The double data rate SMII 16 only requires a single clock 18 to maintain communication between the MAC 12 and the PHY 14. The clock 18 preferably operates at approximately 125 MHz. However, the clock frequency is not limiting and other frequencies both greater than and less than 125 MHz may be used. The double data rate SMII 16 is preferably included within the PHY 14 and MAC 12 so that the advantages of reduced pin count can be used to either reduce package size or increase the quantity of ports that are supported by the PHY 14 and MAC 12. Additional PHYs 20 or MACs may be operated from the same clock 18 to further increase the quantity of ports that are supported by the double data rate SMII 16.

Figure 2 illustrates interleaving a 10 bit segment 24 from an even port with a 10 bit segment 25 from an odd port to form a 20 bit segment 26 that is communicated through a single pin between a MAC and a device such as a PHY or another MAC. The 20 bit segment 26 is communicated through the single pin at twice the frequency of the 10 bit segments 24 and 25. The 20 bit segment 26 is then separated into two 10 bit segments 27 and 28.

Figure 3A shows a receive sequence diagram for the double data rate SMII 16. The receive sequence diagram depicts the relation between received bits RXD 30, a RX CLK 32, and an

RX\_SYNC 34. The received bits are latched in on both the positive-going clock edges and the negative-going clock edges. The received bits 30 are sent as 20 bit segments. The RX\_SYNC 34 is generated by the PHY 14 every 10 clock cycles to delimit the boundaries of the bit segments.

5

20

Figure 3B shows a transmit sequence diagram for the double data rate SMII 16. The transmit sequence diagram depicts the relation between transmitted bits TXD 36, a REF\_CLK 38, and a TX\_SYNC 40. The transmitted bits are sampled on both the positive-going clock edges and the negative-going clock edges. The transmitted bits 36 are sent as 20 bit segments. The TX\_SYNC 40 is generated by the MAC 12 every 10 clock cycles to delimit the boundaries of the bit segments. The PHY 14 preferably delimits the segments based on the positive-going edge of the TX\_SYNC 40 and ignores the negative-going edge of TX SYNC 40.

Figure 4A shows an embodiment of a PHY transmit circuit 50 portion of the double data rate SMII 16. The transmit circuit 50 uses a clock signal having a first operating frequency, such as 125 MHz, to generate two data streams that each have a frequency that is equal to the first operating frequency from a data stream having a frequency that is twice the first operating frequency. Inputting the data stream at about twice the first operating frequency from a single pin to be used per port.

Data may be latched using both the rising-edge and the falling edge of the clock signal to generate the lower frequency data streams.

5

20

The PHY transmit circuit 50 receives the REF\_CLK 38 and transmit data, TXD, 36 from the MAC 12. The REF\_CLK 38 is input to a delay circuit 52 that generates a clock signal output that is delayed a quarter cycle. The output of the delay circuit 52 is coupled to latches 54-58 to generate TXD\_EVEN 60 and TXD\_ODD 62 from TXD 36. TXD\_EVEN 60 and TXD\_ODD 62 may be processed by standard physical layer techniques to generate the transmitted Ethernet compliant signal. An inverter 64 generates the SMII\_REF\_CLK 66 from the delay circuit output.

Figure 4B shows an embodiment of a PHY receive circuit 70 portion of the double data rate SMII 16. The PHY receive circuit 70 uses a clock signal having a first operating frequency, such as 125 MHz, to generate a data stream having a frequency that is twice the first operating frequency from two data streams that each have an operating frequency that is equal to the first operating frequency. Generating the data stream with a frequency that is twice the first operating frequency permits a single pin to be used per port. Data may be latched in using both the rising-edge and the falling edge of the clock signal to generate the higher frequency data stream.

The PHY receive circuit 70 receives the SMII\_RX\_CLK 72 and two receive data streams, RXD\_EVEN 74 and RXD\_ODD 76, from processing circuits within the PHY 14. The SMII\_RX\_CLK 72 is input to a delay circuit 78, an inverter 80, and a latch 82. The inverter 80 generates RX\_CLK 32. Latches 81-83 latch in data from RXD\_EVEN 74 and RXD\_ODD 76. The delay circuit 78 generates a clock signal output that is delayed a quarter cycle. A combiner 84 combines latched data from RXD\_EVEN 74 and RXD\_ODD 76 to generate RXD 30. The PHY receive circuit 70 transmits the RX\_CLK 38 and receive data, RXD, 30 to the MAC 12.

5

10

20

Figure 5A shows an embodiment of a MAC receive circuit 150 portion of the double data rate SMII 16. The MAC receive circuit 150 uses a clock signal having a first operating frequency, such as 125 MHz, to generate two data streams that each have a frequency that is equal to the first operating frequency from a data stream having a frequency that is twice the first operating frequency. Receiving the data stream at about twice the first operating frequency permits a single pin to be shared by two ports. Data may be latched using both the rising-edge and the falling edge of the clock signal to generate the lower frequency data streams.

The MAC receive circuit 150 receives the RX\_CLK 138 and receive data, RXD, 36 from the PHY 14. The RX\_CLK 138 is coupled to latches 154-158 to generate RXD\_EVEN 160 and RXD\_ODD

torney Docket No.: MP122

162 from RXD 136. RXD EVEN 160 and RXD ODD 162 may be processed by standard MAC layer techniques. An inverter 164 generates the SMII RX CLK 166 from the RX CLK 138.

5

20

Figure 5B shows an embodiment of a MAC transmit circuit 170 portion of the double data rate SMII 16. The MAC transmit circuit 170 uses a clock signal having a first operating frequency, such as 125 MHz, to generate a data stream having a frequency that is twice the first operating frequency from two data streams that each have an operating frequency that is equal to the first operating frequency. Generating the data stream with a frequency that is twice the first operating frequency permits a single pin to be shared by two ports. Data may be latched in using both the rising-edge and the falling edge of the clock signal to generate the higher frequency data stream.

The MAC transmit circuit 170 receives the SMII REF CLK 172 and two receive data streams, TXD EVEN 174 and TXD ODD 176, from processing circuits within the MAC 12. The SMII REF CLK 172 is input to a delay circuit 178 and latches 181-183. A buffer 180 coupled to the output of the delay circuit 178 generates REF CLK Latches 181-183 latch in data from TXD EVEN 174 and TXD ODD 176. The delay circuit 178 generates a clock signal output that is delayed a quarter cycle. A combiner 184 combines latched data from TXD EVEN 174 and TXD ODD 176 to generate TXD

orney Docket No.: MP122

The MAC transmit circuit 170 transmits the TX CLK 138 and 130. transmit data, TXD, 130 to the PHY 14.

Figure 6 shows timing diagrams for outputs and inputs of the PHY 14. The PHY inputs show the timing relation between the REF\_CLK 90 and the TXD and TX\_SYNC 92. For the PHY inputs the preferable values for Tsetup and Thold are -0.9 nsec and 2.7nsec respectively. The PHY outputs show the timing relation between the RX CLK 94 and RXD and RX SYNC 96. For the PHY outputs the preferable values for Tsetup and Thold are 1.4 nsec and 1.2 nsec respectively. The duty cycle of RX CLK is preferably 3.6 nsec minimum and 4.4 nsec maximum.

5

20

Figure 7 shows timing diagrams for outputs and inputs of the MAC 12. The MAC outputs show the timing relation between the REF\_CLK 100 and the TXD and TX SYNC inputs 102. For the MAC outputs the preferable value for Tskew is 0.5 nsec. inputs show the timing relation between the RX CLK 104 and the RXD and RX\_SYNC 106. For the MAC inputs the preferable values for Tsetup and Thold are 1.0 nsec and 0.8 nsec respectively. The duty cycle of RX CLK is preferably 3.6 nsec minimum and 4.4nsec maximum.

A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. For example, the interface may

# 

torney Docket No.: MP122 Customer No.: 23624

interface a MAC to a MAC as well as a MAC to a PHY. Accordingly, other embodiments are within the scope of the following claims.